

<b>Course unit title:</b>	Digital Logic
<b>Course unit code:</b>	CSC213
<b>Type of course unit:</b> (Compulsory/optional)	Compulsory
<b>Level of course unit:</b> (First, second or third cycle)	Bachelor (1st cycle)
<b>Year of study:</b>	2
<b>Semester when the unit is delivered:</b>	3
<b>Number of ECTS credits allocated:</b>	5
<b>Name of lecturer(s):</b>	TBA

**Learning outcomes of the course unit:**

Upon successful completion of this course students should be able to:

- Describe the concepts of binary numbers and binary logic
- Describe theorems and axioms of Boolean Algebra, and apply them in practical circuit design problems
- Analyze, design and implement digital combinational and sequential circuits
- Design and implement register and counter circuits
- Explain the concept of memory in digital systems, and design basic memory modules

<b>Mode of delivery:</b>	Face- to- face
<b>Prerequisites and co-requisites:</b>	CSC120
<b>Recommended optional program components:</b>	None

**Course Contents:**

**Objective:**

To provide a solid foundation in Boolean algebra, Boolean functions, truth tables, Karnaugh maps, prime implicants, minimization of combinational circuits and design and analysis of sequential circuits (i.e. registers, counters, memory).

**Description:**

Introduction:

Digital Computers and Digital Systems, Binary numbers; Binary Storage and registers, Binary logic, Definition of Binary logic, Switching circuits and Binary systems, logic gates.

**Boolean Algebra:**

Basic Definitions - Closure, Associative law, Cumulative law, Identity element, Inverse and Distributive law. Axiomatic Definition of Boolean algebra, Two-valued Boolean Algebra Basic Theorems and Properties of Boolean Algebra: Duality, Basic theorem, Operator Procedure. Boolean Functions, Truth tables, Algebraic Manipulation; Complement of a Function, Canonical and standard Forms. Midterms and maxterms, Sum of Midterms. Product of Maxterms. Conversion between Canonical forms, Standard forms, sum of products, product of sums. The AND, OR, NAND, NOR, exclusive-OR, equivalence inhibition, and implication, Extension to Multiple inputs. Positive and Negative Logic.

**Specification of Boolean Functions:**

The Map method, Two and Three-Variable Maps. Representation of functions in the Map, simplifying Boolean functions.

Four-variable Map, Product of Sums simplification, NAND and NOR Implementation. Other two-Level Implementation such as AND-OR-INVERT and OR-AND-INVERT. Don't care Conditions using the Map method. Determination of Prime-Implicants. Selection of Prime-Implicants.

**Combinational Logic:**

Design Procedures, adders, half-adder, full adder, substructures, half-subtractor, full-subtractor, code Conversion, Multilevel NAND circuits, Boolean functions. Implementation-Block diagram method. Derivation of Boolean function by Algebraic manipulation, Derivation of the truth table. Block Diagram Transformation. Multilevel NOR circuits, Exclusive-OR and EQUIVALENCE functions.

**Synchronous Sequential Logic:**

Flip-Flops, Basic Flip-Flop Circuit, Clocked RS Flip-Flop, D Flip-Flop, JK Flip-Flop. Triggering of Flip-Flops, Master-slave flip-flop, Analysis of Clocked Sequential Circuits, State Table, State Diagram, State Equations, State Equations for flip-flops, Flip-Flop Input functions, State Reduction and Assignment, Reducing the State table. Flip-Flop Excitation table for RS-flip-flop, Flip-Flop Excitation table for JK-flip-flop. Flip-Flop Excitation table for D-flip-flop and other Flip-Flops. Design procedure, Design with Unused States, Design of Counters, Design with state equations.

Registers, Counters and Memory Unit BCD Ripple Counter, Synchronous Counters, Memory Registers.

Recent developments and contemporary issues pertaining to the subject-matter of the course.

**Recommended  
or  
required reading:**

Morris Mano, DIGITAL DESIGN, Prentice Hall

Victor P. Nelson, et al.. DIGITAL LOGIC CIRCUIT ANALYSIS AND DESIGN, Prentice Hall

	<p>Brown and Vranesic, FUNDAMENTALS OF DIGITAL LOGIC WITH VHDL DESIGN, McGraw Hill</p> <p>Morris Mano, DIGITAL LOGIC AND COMPUTER DESIGN Prentice Hall</p> <p>Holdsworth, B.,DIGITAL LOGIC DESIGN, Butteworth &amp; Co.</p>						
<b>Planned learning activities and teaching methods:</b>	<table border="0"> <tr> <td>Class Instruction</td> <td style="border: 1px solid black; text-align: center;">42 Hours</td> </tr> <tr> <td>Consultation</td> <td style="border: 1px solid black; text-align: center;">15 Hours</td> </tr> </table>	Class Instruction	42 Hours	Consultation	15 Hours		
Class Instruction	42 Hours						
Consultation	15 Hours						
<b>Assessment methods and criteria:</b>	<table border="0"> <tr> <td>Examinations</td> <td style="border: 1px solid black; text-align: center;">80%</td> </tr> <tr> <td>Assignments/ Class Participation</td> <td style="border: 1px solid black; text-align: center;">20%</td> </tr> <tr> <td></td> <td style="border: 1px solid black; text-align: center;">100%</td> </tr> </table>	Examinations	80%	Assignments/ Class Participation	20%		100%
Examinations	80%						
Assignments/ Class Participation	20%						
	100%						
<b>Language of instruction:</b>	English						
<b>Work placement(s):</b>	No						
<b>Place of Teaching:</b>	<p>Theoretical Part: Regular Classroom European University Cyprus, Nicosia</p> <p>Practical Part: Computer Laboratory European University Cyprus, Nicosia</p>						